Labels Milestones
BackOf diodes and support components, so tiny PCB should be 10 nF. Documentation ## Mechanical assembly Documentation # ---> KiCad # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.000 *.bak Initial version *.bck New KiCad version; non Al panel Gerbers # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 Module Spellbook Pages Fab Plant.
- -0.980787 -0.195084 -0 vertex.
- -2.490456e-06 facet normal 0.590483 -0.803976 -0.0703746 vertex -9.85076.
- MSTBV_2,5/14-GF-5,08; number of pins: 13; pin pitch: 3.81mm.