3
1
Back

[Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository https://gitlab.com/rsholmes/precadsr Submodules From 83b013c3637bfb179ad62b90a6c8b2f5fb547c8c Mon Sep 17 00:00:00 2001 Subject: [PATCH] organize a bit 3D Printing/AD&D 1e spell names in Filmoscope Quentin' Latest commits for file Panels/FireballSpell_Large_bw.png 9bb3093b2b Delete '3D Printing/Panels/MAGIC MISSILE VCF.png differ From 2dd0b8c0c736720a0b064bbe1304dc9562beb260 Mon Sep 17 00:00:00 2001 main synth_tools/Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod 41 lines ec89d624dc Delete '3D Printing/AD&D 1e spell names in Filmoscope 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels' c58f541d7e93b3fa0676ab29736db865cc42ef96 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' Panel Style Guide Add Panel Style Guide From 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with on-board components PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups .gitignore | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8 0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92 KK254 Molex header 2.54 mm spacing D 2 pin Molex connector 2.54 mm spacing | | | | | | Tayda | A-001 | | R1, R10.

New Pull Request