3
1
Back

2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= 2bb058d5715f395d3571ea05d3008566787a2bdb main MK_SEQ/Schematics/Unseen Servant/Unseen Servant.kicad_pcb create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Arduino_Nano.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel/sym-lib-table create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Single_Vertical.kicad_mod delete.

New Pull Request