3
1
Back

Mm, 1x4 | | 1 | 1uF | Unpolarized capacitor | | | | | | | | | | | | | | Tayda | A-4349 | | | | J3 | 1 | Synth_power_2x5 | Pin socket, 2.54 mm, 1x7 Pin socket, 2.54 mm, 1x7 Pin socket, 2.54 mm, 1x10 | | | | | Tayda | A-1955 | | Tayda | A-3588 | | R15, R20, R22 | 2 .../precadsr_panel_al-cache.lib | 123 create mode 100644 README.md create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pro delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Jack_6.35mm_PJ_629HAN.kicad_mod create mode 100644 Synth Mages Power Word Stun.kicad_pcb create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/OSHW-Logo2_7.3x6mm_SilkScreen.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel-rescue.kicad_sym create mode 100644 Synth_Manuals/Module Summaries.ods Update luther's layout Update luther's layout Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: ============================================================= -4.83492 5.54018 6.98312 vertex.

  • Normal 0.367898 0.00384978 0.929858 facet normal.
  • New Pull Request