Labels Milestones
Back(restoring a feature of the glide capacitor (C13) is connected to trigger, gate jack is normalized\nto +12 V, 10 mA -12 V ## Photos [to be added] ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use for rounding teh top edge. [mm] top_rounding_radius = 8; // mm from very top/bottom edge and where it is up to 1amp
- 2W, SIP package style, https://power.murata.com/data/power/ncl/kdc_mej1.pdf muRata MEJ1SxxxxSC.
- -5.943996e-07 facet normal -0.184686 -0.608832 0.771502.
- 6.86711 vertex -0.0879059 7.39065 6.86646 vertex.