X="4.9" y="1.4"/> Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= f51b7b97734e404127fa5d5d263acbfd66f116e4 Add schematic, start on PCB Added input resistor for sync; placed everything on PCB Checkpoint after tweaking footprints some more, starting over Fireball/Fireball.kicad_sch | 4 | | | | Tayda | A-827 | | | Tayda | A-3186 | | | | | R20, R22 | 3 pin Molex header 2.54 mm 2x5 100V 0.15A standard switching diode, DO-35 | | Tayda | A-827 | | | D6, D7 | 2 | 1nF | Film capacitor | | | | | L1 | 1 | SW_Push | Push button switch | | | | | Tayda | A-1157 or A-2425 | | | | | | | C1 | 1 | Conn_01x07 | \*(optional) SIP socket, 2.54 mm, 1x10 Pin socket, 2.54 mm, 1x2 (see [build notes](build.md | | J2 | 1 | TL074 | Quad Low-Noise JFET-Input Operational Amplifiers, DIP-14/SOIC-14 | | | J3, J4, J5 | 3 | 100R | Resistor | | S2 | 1 | AudioJack2_SwitchT | Audio Jack, 2 Poles (Mono / TS)"/> Vertex -2.27473 9.67202 2.94279 vertex -8.86128 -3.99693. -0.68867 0.165336 0.705973 vertex 3.75779 1.97652 19.4867 vertex. -0.243844 0.297032 0.923208 facet normal 1.510160e-01 2.163423e-03. Vertex -1.074918e+02 9.695134e+01 5.660341e+00 facet normal 0.129422 -0.645449. Normal 0.76572 0.435817 0.473008. New Pull Request
alt
click/enter