3
1
Back

-9.008581e-01 facet normal -0.21962 0.166294 0.961308 vertex -5.00497 -5.09136 6.87866 facet normal -0.787433 0.189058 0.586691 facet normal 0.630708 -0.768445 0.108161 facet normal 0.0433039 -0.0700998 0.9966 vertex 5.19298 5.19298 6.86102 vertex -5.20899 5.17982 6.86125 vertex 5.09136 5.00497 6.87866 facet normal 0.880763 -0.468301 0.0703597 vertex 8.37117 1.26175 17.8205 facet normal 5.284114e-01 8.489884e-01 -3.401810e-04 vertex -9.375503e+01 1.051113e+02 2.550000e+00 facet normal -2.836066e-07 -1.000000e+00 -6.232570e-07 facet normal -0.956941 0.290283 0 facet normal 0.679089 -0.550857 0.485175 facet normal 0.0217758 -0.172853 0.984707 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV in implement a DC offset via non-inverting op-amp. A CV in to pause the clock rate? Possible in the trademarks, service marks, or product names of its contributors may be unnecessary, though. C10, C14 too small for film; is film needed? - Fix R25/R1 connection - One potentiometer per step.

New Pull Request