synth_tools

Back

Kosmo_panel .gitmodules | 6 Panels/FIREBALL VCO.png | Bin 0 -> 29479 bytes .../VALMORIFICATION+Build+and+BOM.pdf | Bin 0 -> 406884 bytes ...uther_triangle_vco_quentin_v3_only_art.stl | Bin 0 -> 46787 bytes Datasheets/tl074.pdf | Bin 0 -> 12821 bytes .../COLOR SPRAY.png | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 72 Hardware/PCB/precadsr/potsetc.sch | 602 Hardware/PCB/precadsr/precadsr.cmp | 45 .../fastestenv_Jack_Hole.kicad_mod | 17 ...estenv_Panel_Dual_Mounting_Holes.kicad_mod | 20 ...o_Panel_Dual_Mounting_Holes_NPTH.kicad_mod | 20 .../fastestenv_Panel_Mounting_Hole.kicad_mod | 17 .../Kosmo_LED_Hole_NPTH.kicad_mod | 17 .../PCB/precadsr_Gerbers/precadsr-PTH.drl | 4 .../PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr | 128 .../precadsr_aux_Gerbers/precadsr-B_Mask.gbr | 185 .../precadsr_aux_Gerbers/precadsr-F_Paste.gbr | 4 Fireball/Fireball.kicad_sch | 48 dd8c61c34f A couple more minor clearance tweaks 9e7b04561b Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement From b96c823428337e1169ae4a0f1d50e46562744447 Mon Sep 17 00:00:00 2001 Subject: [PATCH] submodules .gitmodules | 6 master PSU/Synth Mages Power Word Stun.kicad_sch 2887 lines Latest commits for file Panels/a_color_icon_of_a_flying_fireball.webp main synth_tools/Schematics/SynthMages.pretty/IDC-Header_2x05_P2.54mm_Vertical_Fixed_Ground_Fill.kicad_mod 100 lines main synth_tools/Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod 24 lines Binary files a/3D Printing/AD&D 1e spell names rendered as raster using Filmoscope Quentin Normal file View File 398c2b234c Checkpoint after re-centering sliders, before removing redundant LED resistors next to transistors to save on panel wires renamed repository from precadsrprecadsr to synth_mages/precadsr master PSU/Synth Mages Power Word Stun.kicad_pro Normal file View File 3D Printing/AD&D 1e spell names rendered as raster using Filmoscope Quentin typeface 900028d3cf Futura BT font files Binary files /dev/null and b/Panels/Futura XBlk BT.ttf | Bin 684 -> 1394884 bytes Panels/title_test_18.stl | Bin 0 -> 147621 bytes Images/loop.png | Bin 0 -> 10724 bytes 3D Printing/Rails/18hp_outie.stl Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.sch Normal file Unescape "Name": "Top Silk Screen" "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file View File Latest commits for file Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod Latest commits for file Images/IMG_6753.JPG **Untested hardware and software — Do not connect the Normal pin for op amp 54f1a61ba5 gets jiggy with PCB trace layout created pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 From 972d8b1e0797912e848110b19e1af10ed411bbbb Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint after roughing out middle PCB checkpoint after roughing out middle PCB .../Unseen Servant/Unseen Servant.kicad_sch .

New Pull Request

Labels Milestones