3
1
Back

(maybe the same size as traces - .3mm for non-power lines, .6mm if carrying power MK uses a ground plane created pull request 'Fix rail clearance issues, make all power traces large Fireball/Fireball.kicad_pro | 4 | 47k | Resistor | | D1, D2, D3, D4, D5, D8, D9, D10 | 8 "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace main Add scad for v3.2 3afa35e4b1 PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces PCB initial layout, no traces }, More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces }, More tweaks after pro.

New Pull Request