synth_tools

Back

BT.ttf => Panels/Futura Heavy BT.ttf => Panels/Futura Heavy BT.ttf (100% rename MK_VCO_RADIO_SHAEK_W_PARTS.diy => Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy (100% rename from 3D Printing/6u_wing_v1.scad Normal file View File 3D Printing/Pot_Knobs/Knob_Factory.scad Executable file View File Latest commits for file Synth_Manuals/Module Summaries.ods | Bin 11916 -> 0 bytes c58f541d7e Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' 8de432ba46 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/COLOR SPRAY.png Synth Mages Power Word Stun.kicad_prl Synth Mages Power Word Stun Panel.kicad_prl create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W7.2mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100644 3D Printing/Rails/18hp_outie.stl | Bin 11692 -> 0 bytes Latest commits for branch fewer_panel_wires Move LED resistors Checkpoint after tweaking footprints some more, starting over at 14hp cd18ed43dc Added hard sync to schematic, laid out PCB with on-board components c6741b48f0 More random files c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Notes from MK's PCB livestream 3afa35e4b1 PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta edits README.md file adds README.md file adds README.md file ad96459571a569a983e452184e49702fe8779c4e created pull request synth_mages/MK_VCO#2 merged pull request synth_mages/MK_SEQ#1 Binary files /dev/null and b/Schematics/Luthers_VCO_schematic.pdf differ main synth_tools/Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod 42 lines synth_tools/PCB Notes.txt 17 lines Notes from debugging Notes from debugging More notes cb59d1e9c06865f5bebe8c7ee0afa4859e0766b2 Update Schematics/schematic_bugs_v1.md Clock POT is the decade counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v or even much less. - One potentiometer for internal clock rate. Switches: Update current state of project. Add cascading input and send reset to clk_inh to stop progressing cc6dd0b3d5 Checkpoint before trying to implement chaining Checkpoint before trying to add glide BI/TT PS series, https://www.mouser.com/datasheet/2/54/PTL-777483.pdf Would.

New Pull Request

Labels Milestones