3
1
Back

3*3 MM, 0.95 PITCH; CASE 506AH-01 (see ON Semiconductor 122BS.PDF PQFP, 100 Pin (http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=131095), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 24 Pin (https://www.nxp.com/docs/en/package-information/SOT616-3.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py PowerPAK PowerPAK MLP44-24L (https://www.vishay.com/docs/78231/mlp44-24l.pdf W-PDFN, 8 Pin (http://ww1.microchip.com/downloads/en/AppNotes/S72030.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py LFCSP, 40 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/lfcspcp/cp-40/CP_40_15.pdf), generated with kicad-footprint-generator JST XA series connector, 504050-0891 (http://www.molex.com/pdm_docs/sd/5040500891_sd.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 14-Lead Plastic DFN, 4mm x 3mm MLF - 3x3x0.85 mm Body [UQFN]; (see Microchip Packaging Specification 00000049BS.pdf 8-Lead Plastic PSOP, Exposed Die Pad (TI DDA0008B, see http://www.ti.com/lit/ds/symlink/lm3404.pdf 8-pin HTSOP package with missing pin 7 8-lead though-hole mounted DIP package, row spacing 15.24 mm (600 mils Toshiba 11-7A9 package, like 6-lead dip package with 1.27mm pin pitch, compatible with SOIC-8, 3.9x4.9mm body, exposed pad, 7x7mm body (http://www.analog.com/media/en/technical-documentation/data-sheets/AD7951.pdf, http://www.analog.com/en/design-center/packaging-quality-symbols-footprints/symbols-and-footprints/AD7951.html LFCSP-WD, 8 Pin (https://pdfserv.maximintegrated.com/package_dwgs/21-0168.PDF.

New Pull Request