3
1
Back

Board outline and milled areas # (condition "A.Type == 'via'" (condition "A.Type == 'track'" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: unplated through holes: ============================================================= 5ff3077e8252367b7eceb0b21b0803904b695d42 2cddc4d62d38c9e1b69839f92a19e7915eecbceb e49f4ab127dc081ee1c77dd21e80d128628a1152 d9153c70802a10d2fe554f80f1a497b409aac630 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0

New Pull Request