synth_tools

Back

Footprint selection, some PCB layout choices From c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Mon Sep 17 00:00:00 2001 Subject: [PATCH 03/18] tweaks layout with input from sam format (units 3) (units_format 1) (precision 4 Schematics/MK_Schematic.png Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_symbols.dcm Normal file View File 3D Printing/Cases/Eurorack 2-Row/212d78eb7158bfb85110e9b580cff116_preview_featured.jpg Executable file Unescape Hardware/PCB/precadsr/ao_tht.pretty/SOT-23_Handsoldering.kicad_mod Normal file View File Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane Latest commits for file Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod Latest commits for file Schematics/notes.txt Add notes about UX component wiring 55ee65a5e9 Checkpoint after tweaking footprints some more, starting over at 14hp cd18ed43dc Added hard sync to schematic, laid out PCB with exploratory 8hp layout Bring in diylc and openscad design Bring in diylc and openscad design Bring in diylc and openscad design Panels/dual_vca.scad | 393 create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.sch create mode 100644 Images/IMG_6770.JPG create mode 100644 Images/PXL_20210831_000949090.jpg create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Pot_Hole_NPTH.kicad_mod delete mode 100644 Images/PXL_20210831_000949090.jpg create mode 100644 Panels/FireballSpellVertVerySmall.png create mode 100644 (0 F.Cu signal hide (33 F.Adhes user (34 B.Paste user (35 "F.Paste" user (36 "B.SilkS" user "B.Silkscreen" (37 "F.SilkS" user "F.Silkscreen" (38 "B.Mask" user (39 "F.Mask" user (40 "Dwgs.User" user "User.Drawings" (41 "Cmts.User" user "User.Comments" (42 "Eco1.User" user "User.Eco1" 43 "Eco2.User" user "User.Eco2" (44 "Edge.Cuts" user (45 "Margin" user (46 B.CrtYd user (47 F.CrtYd user (48 B.Fab user hide 42 Eco1.User user hide (37 F.SilkS user (38 B.Mask user (39 F.Mask user (40 "Dwgs.User" user "User.Drawings" 41 "Cmts.User" user "User.Comments" (42 "Eco1.User" user "User.Eco1" 43 "Eco2.User" user "User.Eco2" (44 "Edge.Cuts" user (45 Margin user (46 B.CrtYd user (47 F.CrtYd user (48 B.Fab user hide From d48d677c9103ec90137a6830434841a576342e9a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix for component clearance, panel thickness from printer realities Compare 4 commits » c971d0bd8b Merge pull request synth_mages/MK_VCO#5 613d1b6f7e Merge pull request 'pcb_finalization' (#1) from bugfix/10hp into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 Merge pull request.

New Pull Request

Labels Milestones