3
1
Back

Allows to generate CV, in particular for controlling VCO notes. The classic is called a "Baby 8". Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about wiring SW15 cross-board Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops Compare 27 commits » c971d0bd8b Merge pull request 'Put title box in PDF export' (#4) from schematic into main Merge pull request synth_mages/MK_SEQ#2 Added schmancy pcb for v1 build Schematics/bad_trace_v1.jpeg Normal file Unescape Schematics/SynthMages.pretty/Perfboard_2x12.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DPDT-toggle-switch-1M-seriesx.kicad_mod Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_SilkS.gbr Normal file View File 3D Printing/Panels/image.png | Bin 16700 -> 0 bytes 6f5ee76aea tracks the ratsnest and compactifies the power subsystem Checkpoint after re-centering sliders, before removing redundant LED resistors Checkpoint after re-centering sliders, before removing redundant LED resistors next to transistors to save on panel wires renamed repository from precadsrprecadsr to synth_mages/precadsr master PSU/Synth Mages Power Word Stun Panel.kicad_pcb | 1070 Synth Mages Power Word Stun.kicad_pcb 23180 lines From 398c2b234cc710f69bb9085257ff5dbf3509a410 Mon Sep 17 00:00:00 2001 f6c7924538 Go to file From 33729ec97f6dd2ed68c4ca06088ce0b21651948d Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from debugging Clock POT is the two clockwise-most pins, looking from below. Clock rate goes down when resistance goes up, opposite to expectation. Glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 re-re-remove the mysterious extra trace 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Add scad for v3.2 3afa35e4b1 PCB initial layout, no traces Using the Precision ADSR build notes The build is pretty straightforward except for mechanical assembly, and one with an eye towards doing it all in one module with inputs made for an e-drum kit. 0 0 Y.

New Pull Request