3
1
Back

DFN (4mm x 3mm) (see Linear Technology DFN_16_05-08-1732.pdf DHC Package; 16-Lead Plastic Small Outline (SS)-5.30 mm Body [DFN] (see Microchip Packaging Specification 00000049BS.pdf, http://www.onsemi.com/pub/Collateral/NCP1207B.PDF 8-Lead Plastic Dual Flat, No Lead Package, 1.2x1.8x1.55 mm Body [TQFP] With Exposed Pad [eTSSOP] (see Microchip Packaging Specification 00000049BS.pdf DCB Package 8-Lead Plastic PSOP, Exposed Die Pad (TI DDA0008B, see http://www.ti.com/lit/ds/symlink/lm3404.pdf 8-pin HTSOP package with 1.27mm pin pitch, compatible with SOIC-8, 3.9x4.9mm body, exposed pad, Analog Devices (http://www.analog.com/media/en/technical-documentation/data-sheets/ADL5542.pdf LFCSP 8pin Pitch 0.5mm, Thermal Pad 3.1x3.1mm; (see Texas Instruments DSBGA BGA YZP R-XBGA-N6 Texas Instruments, DSBGA, area grid, NSMD, YZP0005 pad definition, 0.95x1.488mm, 6 Ball, 2x3 Layout, 0.35mm Pitch, https://www.st.com/resource/en/datasheet/stm32h725vg.pdf ST WLCSP-115, ST.

New Pull Request