3
1
Back

X="5.3" y="2.8"/> 2 keahS oidaR Update luther's layout Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Latest commits for file Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod main precadsr/README.md 96 lines 34a82a463f Delete '3D Printing/Panels/FIREBALL VCO.png' da12ac6a39 Delete '3D Printing/Panels/BLADE BARRIER.png' 3D Printing/Panels/BLADE BARRIER.png | Bin 0 -> 171113 bytes Schematics/Luthers_VCO_schematic.pdf | Bin 0 -> 163520 bytes Images/IMG_6777.JPG | Bin 0 -> 11692 bytes { "board": { updates led holes to minimize capacitance between traces vias connect through the board, cross at 90° to minimize capacitance between traces - .3mm for non-power lines, .6mm if carrying power.

New Pull Request