Labels Milestones
BackUnescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 0 Minor layout tweaks Based on designs from: Skull & Circuits (https://www.skullandcircuits.com/vca-1-2/ Moritz Klein (and derivatives 1 0 22.0001 vertex 4.50529 -2.92564 22.0001 vertex -3.80307 -3.80307.
New Pull Request