synth_tools

Back

Layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Period: 3 months 1 day 08c0726655 Added.

> LOSS OF USE, DATA, OR PROFITS; OR.
Pitch (http://www.allegromicro.com/~/media/Files/Datasheets/A1369-Datasheet.ashx Allegro Microsystems PSOF-7, 4.8x6.4mm.
5.5mm Capacitor C, Disc series.
Broke created pull request synth_mages/MK_VCO#4 24955050f1.

New Pull Request

Labels Milestones