3
1
Back

Date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: unplated through holes: ============================================================= 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be More SR1 notation More SR1 notation More SR1 notation Samurai PSU/Synth Mages Power Word Stun.kicad_prl Synth Mages Power Word Stun Panel.kicad_prl | 77 Fireball/Fireball_panel.kicad_pro | 6 Latest commits for file Panels/FIREBALL VCO.png | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 4 .../Panel/precadsr-panel/precadsr-panel.pro | 30 Schematics/panel_mount_component_sizes.txt | 43 ...ha_16mm_Long_Pin_Single_Vertical.kicad_mod | 37 .../PinHeader_1x08_P2.54mm_Vertical.kicad_mod | 41 Samba_Reggae_1.txt Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole_NPTH.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/4c327a694daeb206e2eed537a2001b91_preview_featured.jpg Executable file View File // testing futura vs quentincaps in F6 rendering module label(string, size=4, halign="center", font=default_label_font) { Latest commits for file Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod From 7d48e110137d43d1f6f9100282eff6558c28f26b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add comments and graphics symbols to schematics Hardware/PCB/precadsr/potsetc.sch | 533 Hardware/PCB/precadsr/precadsr.sch | 4 | 1M | Resistor | | | | | | | | | AR Path="/607F01E7" Ref="R?" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/60A9C096" Ref="R?" Part="1" AR Path="/607ED812/60800A40" Ref="R27" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/6091D1B4" Ref="S?" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/60B16110" Ref="J8" Part="1" AR Path="/607ED812/60970E37" Ref="S3" Part="1" AR Path="/60C38343" Ref="R?" Part="1" AR Path="/607ED812/60802B98" Ref="R29" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60C3833D" Ref="R8" Part="1" AR Path="/607ED812/60B160FF" Ref="J10" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/607ED812/60A9C096" Ref="R9" Part="1" AR Path="/6091D1B4" Ref="S?" Part="1" AR Path="/607ED812/60A9C088" Ref="R30" Part="1" AR Path="/60A9C096" Ref="R?" Part="1" AR Path="/607ED812/60C3833D" Ref="R8" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/607ED812/60A9C096" Ref="R9" Part="1" AR Path="/607ED812/60802BB2" Ref="R31" Part="1" AR Path="/60802BB2" Ref="R?" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/607ED812/60802B98" Ref="R111" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/607ED812/60C3833D" Ref="R8" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/607ED812/60A9C081" Ref="R26" Part="1" AR Path="/607ED812/60802B98" Ref="R29" Part="1" AR Path="/607ED812/60A9C088" Ref="R30" Part="1" AR Path="/6091D1B4" Ref="S?" Part="1" AR Path="/607ED812/60B160FF" Ref="J10" Part="1" AR Path="/607ED812/60A9C081" Ref="R13" Part="1" AR Path="/60802B98" Ref="R?" Part="1" AR Path="/607ED812/60B160FF" Ref="J10" Part="1" AR Path="/607ED812/60A9C081" Ref="R26" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 main.

New Pull Request