8073 lines Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] schematics tweaks README.md Normal file Unescape From 9f9f6acf76f746b4755da71c07bb656091774052 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket Docs/precadsr_bom.md | 3 Dot1161 Dot1169 Dot1162 Dot1163 Dot1164 Dot1165 Dot1166 Dot1167 Dot1168 Dot1170 Dot1180 PH1 ttrss-plugin- _comics/README.md 37 lines ``` cd /path/to/ttrss/ git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` 4d5fa6d903 Delete 'Panels/futura light bt.ttf' Delete 'Panels/futura medium bt.ttf' Delete 'Panels/futura medium condensed bt.ttf' 16055f0ae5 Delete 'Panels/futura light bt.ttf' Delete 'Panels/Futura XBlk BT.ttf' 's take on FIREBALL VCO using AD&D 1e spell names in Filmoscope Quentin/SPIDER CLIMB.png differ Latest commits for file Panels/title_test.stl STLs, 10hp version, others schematics Replaced accidentally dropped Fine tuning hole. 52b504dd7c Delete 'Panels/futura medium bt.ttf' Panels/futura medium condensed bt.ttf' ## Current draw 12 mA +12 V, and sustain voltage is taken from \npot pin 1 x 1 mm, 734-133 , 3 Pins per row, Mounting: (http://www.molex.com/pdm_docs/sd/039281043_sd.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py WQFN-20 4.5mm 2.5mm 0.5mm WQFN, 20 Pin (https://sensirion.com/media/documents/C4B87CE6/627C2DCD/CD_DS_SCD40_SCD41_Datasheet_D1.pdf), generated with kicad-footprint-generator Molex SPOX Connector System, 43045-2200 (alternative finishes: 43045-142x), 7 Pins per row (https://www.molex.com/pdm_docs/sd/022057045_sd.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py Texas instruments QFN Package, datasheet: https://www.ti.com/lit/ds/symlink/tpsm53602.pdf Texas Instruments, DSBGA, 1.36x1.86mm, 12 bump 3x4 (area) array, NSMD pad definition Appendix A BGA 484 0.8 CLG484 CL484 CLG485 CL485 Artix-7 BGA, 22x22 grid, 23x23mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=275, NSMD pad definition Appendix A Kintex-7 BGA, 30x30 grid, 31x31mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=271, ttps://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=281, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=82, NSMD pad definition Appendix A BGA 1156 1 FF1156 FFG1156 FFV1156 Virtex-7 BGA, 42x42 grid, 42.5x42.5mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=304, NSMD pad definition Appendix A BGA 676 1 FF676 FFG676 FFV676 Kintex-7 and Zynq-7000 BGA, 34x34 grid, 35x35mm package, 1mm pitch.
alt
click/enter