3
1
Back

SSOP-8 2.9 x2.8mm Pitch 0.65mm HSOP 11.0x15.9mm Pitch 1.27mm 50ohms AXICOM HF3-Series Relay Pitch 1.27mm Slug Down Thermal Vias (PowerSO-20) [JEDEC MO-166] (http://www.st.com/resource/en/datasheet/vn808cm-32-e.pdf, http://www.st.com/resource/en/application_note/cd00003801.pdf HSOP 11.0 x 15.9mm Pitch 1.27mm Slug Up (PowerSO-20) [JEDEC MO-166] (http://www.st.com/resource/en/datasheet/tda7266d.pdf, www.st.com/resource/en/application_note/cd00003801.pdf HSOP 11.0 x 15.9mm Pitch 0.65mm SSOP, 8 Pin (http://ww1.microchip.com/downloads/en/DeviceDoc/MCP6V66-Family-Data-Sheet-DS20006266A.pdf#page=35), generated with kicad-footprint-generator Tantalum Capacitor SMD 1206 (3216 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 16-Lead Lead Frame Chip Scale Package - 6x8x0.9mm Body (https://www.microsemi.com/document-portal/doc_download/131677-pd70224-data-sheet Mini Circuits Case style FG (https://ww2.minicircuits.com/case_style/FG873.pdf LQFN, 48 Pin (JEDEC MO-153 Var BB https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator JST XA series connector, S10B-J21DK-GGXR (http://www.jst-mfg.com/product/pdf/eng/eJFA-J2000.pdf), generated with kicad-footprint-generator Mounting Hardware, inside through hole M3, height 14, Wuerth electronics 9774020951 (https://katalog.we-online.de/em/datasheet/9774020951.pdf), generated with kicad-footprint-generator JST VH series connector, S16B-PHDSS (http://www.jst-mfg.com/product/pdf/eng/ePHD.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py DE Package; 14-Lead Plastic DFN (2mm x 2mm) (see Linear Technology 05081955_0_DHC18.pdf DHD Package; 18-Lead Plastic DFN (5.55mm x 5.2mm), Pin 5-8 connected to trigger, gate jack is normalized\nto +12 V, 10 mA -12 V ## Photos ### Photos ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone git@gitlab.com:rsholmes/precadsr.git git submodule update ``` ``` git clone git@github.com:holmesrichards/precadsr.git git clone git@gitlab.com:rsholmes/precadsr.git git submodule init git submodule init git submodule init git submodule update Find and replace last few thin traces, fix teardrops and gnd.

New Pull Request