synth_tools

Back

-0.790944 7.37319 vertex -4.41978 -5.40021 7.20613 facet normal 0.988483 -0.0979878 0.115323 facet normal -0.989343 0.0974261 0.108205 facet normal -0.0647447 0.0692189 0.995498 facet normal -0.876742 0.46863 0.108209 facet normal -0.0822333 0.0819177 -0.993241 facet normal 0.296642 0.135306 0.945355 facet normal -0.91869 0.264717 0.293144 facet normal 1.000000e+000 -0.000000e+000 0.000000e+000 facet normal -0.630715 -0.768435 0.108196 facet normal -0.229615 0.181189 0.956268 vertex 5.16004 4.76054 6.94563 vertex 7.15688 -0.119821 6.88072 vertex 7.18562 0.173952 6.88408 vertex -0.119821 7.15688 6.88072 facet normal -0.187549 -0.0570715 0.980596 vertex 0.180748 7.38561 6.88312 facet normal 1.122750e-06 -1.000000e+00 -4.868587e-07 facet normal -2.344609e-004 -4.060981e-004 -9.999999e-001 facet normal -1.951069e-01 9.807820e-01 0.000000e+00 vertex -9.019160e+01 9.890139e+01 2.655000e+01 facet normal 7.148682e-16 -1.867343e-17 1.000000e+00 facet normal -0.734385 -0.39254 0.553707 facet normal 0.547914 -0.449667 0.7054 vertex -5.4146 8.10352 3.26879 facet normal 0.962629 -0.191474 -0.191527 facet normal -0.436801 -0.865139 0.246453 vertex -0.953609 -6.96854 7.5827 vertex 5.40019 4.13797 7.76535 facet normal 0.0694492 0.705407 0.705392 facet normal 2.793007e-02 9.996099e-01 -0.000000e+00 facet normal 0.106559 -0.137901 0.984697 vertex -5.32461 5.12711 6.87554 vertex -5.16382 5.28814 6.86646 vertex -0.289273 -7.32519 6.90036 vertex -7.39065 -0.0879059 6.86646 facet normal 4.084288e-01 9.127902e-01 -9.306122e-05 facet normal -9.679621e-01 -2.510962e-01 7.999670e-06 facet normal 2.537074e-001 -4.349499e-001 8.639740e-001 facet normal 2.777414e-03 3.190878e-03 -9.999911e-01 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about UX component wiring initial notes for v1 build Schematics/bad_trace_v1.jpeg Normal file View.

New Pull Request

Labels Milestones