3
1
Back

Traces PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces One SPST switch per step, to enable/disable gate per step. (10 - One.

New Pull Request