3
1
Back

119.38 "Notes": "Layer F.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.Cu" "Notes": "Layer F.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.Mask" "Notes": "Layer F.Paste" "Notes": "Layer F.Mask" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Paste" "Notes": "Layer B.Cu" "Notes": "Layer F.Mask" "Notes": "Layer F.Mask" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer B.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.Cu" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 0 Minor layout tweaks From cd915e24c94d463c67b0b011c09a1ed6f99bb0bf Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with exploratory 8hp layout Schematics/Enlarge/Enlarge.kicad_prl | 10 uF tantalum\nMFOS 1, 1+15 electrolytic\n1 uF tanty looks better than EL\n(higher output, less leakage)\nbut.

New Pull Request