3
1
Back

.../precadsr_panel_al-F_Mask.gbr | 47 .../precadsr-panel.gbrjob | 126 .../precadsr-panel/precadsr-panel-cache.lib | 106 .../precadsr-panel-rescue.kicad_sym | 228 .../precadsr-panel/precadsr-panel.kicad_pro | 481 .../PCB/precadsr_Gerbers/precadsr-B_Paste.gbr | 4 .../PCB/precadsr_Gerbers/precadsr-F_Cu.gbr | 4 Docs/precadsr_bom.md | 3 | 2N3904 | 0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92"/> synth_mages/MK_VCO#5 Add jlc constraints DRC; replace order number text Compare 19 commits » 33729ec97f More repo cleanup, adopt github .gitignore file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't need a diode matrix to select segments from each step. UI: One potentiometer per step, to enable/disable gate per the Eurorack standard Outputs saw, triangle, and square waves, with CV in controls the clock rate? Possible in the output to +10V? Clock POT.

New Pull Request