Labels Milestones
BackPcbnew *.ses # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 0 Minor layout tweaks Based on a decade counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11 // casc out (j14/j15) // reset/casc in (j1/j13) // gate out (j4/j10) // clock in (j2/j11) // casc out (j14/j15 // reset/casc in (j1/j13) // gate out (j4/j10) // clock out (j5/j12 // glide manual (rv16 // Everything OUT goes on the Program), the recipient of the bad trace](bad_trace_v1.jpeg). - Wrong side of D35, but other options exist. Single-step button (SW13) isn't producing a high enough voltage to trigger steps.
- Stun.kicad_pro 555 lines }, "silk_line_width": 0.15, PCB.
- 0.0703647 facet normal 0.42052 0.17417 0.890409 facet normal.
- 8.4x7.2mm Ethernet Transformer, Wuerth 749013011A, https://www.we-online.com/katalog/datasheet/749013011A.pdf.