3
1
Back

[ 0,0,h2], Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: merged pull request 'pcb_finalization' (#1) from bugfix/10hp into main created pull request synth_mages/MK_VCO#4 merged pull request synth_mages/MK_SEQ#2 b77534e3fc Added schmancy pcb for v1 build Schematics/bad_trace_v1.jpeg Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-B_SilkS.gbr Normal file Unescape Schematics/Unseen Servant/Unseen Servant_slider_board_noncanonical.kicad_pro Normal file View File 3D Printing/Cases/Eurorack 2-Row/eurorack.scad Executable file View File Images/captest.png Normal file Unescape Hardware/PCB/precadsr/precadsr.sch Normal file Unescape Synth.

New Pull Request