3
1
Back

"silk_text_size_v": 1.0, PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces One SPST switch per step, to enable/disable gate per step. (10 - CLOCK in RESET .

New Pull Request