Labels Milestones
Back84 lines tstamp 189e5c14-d81a-45a9-b8ba-c69582490088) Final revision; added custom DRC as project file tstamp 6b7d6cc6-a11c-4566-a5f2-ddde4d827642) Final revision; added custom DRC as project file tstamp eb945be1-4d1d-46b5-b945-d4ebde74dae2) Final revision; added custom DRC as project file tstamp a19ef654-a631-44b9-8b6b-999333495c1b) Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'via' && B.Type == A.Type && A.Net == B.Net" (condition "A.Type == 'via'" condition "A.Type == 'via' && B.Type == 'graphic')" (condition "A.Type == 'via' && B.Type == 'graphic')" (condition "A.Type == 'track' && B.Type == A.Type")) # 4-layer condition "A.Type == 'via' && B.Type == A.Type && A.Net == B.Net" (condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == 'track'" From f12031bb4117bdc0bfa93734f5e1f978a14297b0 Mon Sep 17 00:00:00 2001 Subject: [PATCH] rm project libraries Hardware/PCB/precadsr/fp-lib-table | 4 .../precadsr_aux_Gerbers/precadsr-NPTH.drl | 4 | 100k | Resistor | | | | | | | AR Path="/607F01E7" Ref="R?" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/607ED812/60A9C081" Ref="R26" Part="1" AR Path="/607ED812/60970E37" Ref="S3" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/60B160FF" Ref="J10" Part="1" AR Path="/607ED812/60802B98" Ref="R111" Part="1" AR Path="/607ED812/60C38343.
- Heat conduction during soldering ground plane.
- Vertex -5.20899 5.17982 6.86125 vertex 0 -9.46879 3.54602.
- -0.475902 7.35304 6.91509 facet normal 0.0285897 -0.0942433.
- Https://pdfserv.maximintegrated.com/package_dwgs/21-0139.PDF), generated with kicad-footprint-generator ipc_gullwing_generator.py SO, 16.