3
1
Back

2 lines From 4579d541a87627c8f72d8a9f964497261ff44987 Mon Sep 17 00:00:00 2001 .../Panels/HOLD PORTAL.png | Bin 0 -> 11692 bytes { "board": { Add a front-panel PCB More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those // Order of the YuSynth ADSR, though without the stem. ≥30 means "round, using current quality setting". // Depth of the entire pot. BI/TT.

New Pull Request