3
1
Back

Ranges (e.g. 0-2.5v / 0-5v - Gate out (could normal to TP10, optional 2x Toggle Switches, 3pin: 11 Toggle Switches, 3pin: - CV in to pause the clock 3c7abf2196 Go to file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground.

New Pull Request