3
1
Back

Ird*cos(lf2), ird*sin(lf2), h1], [ ord*cos(lf0), ord*sin(lf0), h2], [ ird*cos(lf1), ird*sin(lf1), h2], [ ird*cos(lf1), ird*sin(lf1), h0], [ ird*cos(lf0), ird*sin(lf0), h1], [ ord*cos(lf1), ord*sin(lf1), h1], [ ord*cos(lf1), ord*sin(lf1), h1], [ ord*cos(lf1), ord*sin(lf1), h1], [ ord*cos(lf1), ord*sin(lf1), h1], [ 0,0,h2], Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= 5ff3077e8252367b7eceb0b21b0803904b695d42 c9e81f0cc630cea052574ce7c50b3e82145bb626 77735c00cc3285131373f5cfc61b82eab5963d12 Update README.md README.md | 4 Hardware/PCB/precadsr/precadsr.sch | 1867 Hardware/PCB/precadsr/precadsr.xml | 1557 Hardware/PCB/precadsr/sym-lib-table | 1 From f33ea6a168329cd0061e01c376cbd377f46ddc60 Mon Sep 17 00:00:00 2001.

New Pull Request