synth_tools

Back

D48d677c9103ec90137a6830434841a576342e9a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Image of caxia score 531ebcae92 Add html test version 5ff3077e8252367b7eceb0b21b0803904b695d42 Fix sr2 blue caixa_sr2.png | Bin 0 -> 328607 bytes Images/PXL_20210831_001017829.jpg | Bin 0 -> 37432 bytes Panels/futura medium condensed bt.ttf ec09111f77 Futura BT font files The body text, captions, etc. For AD&D 1e MM, DMG, and PHB. Panels/Futura XBlk BT.ttf Normal file Unescape Schematics/SynthMages.pretty/PinSocket_1x03_P2.54mm_Vertical.kicad_mod Normal file Unescape Schematics/Unseen Servant/Unseen Servant Front Panel v1.kicad_pcb Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/analogoutput_12mm.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod Normal file View File Panels/label_test.stl Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkBottom.gbo Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Paste.gbr Normal file View File 3D Printing/Pot_Knobs/potentiometre_v3.stl Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkTop.gto Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/D_DO-35_SOD27_P7.62mm_Horizontal.kicad_mod Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] relocate libraries Hardware/lib/Kosmo_panel | 1 C10, C14 is a cylinder with 3 positions D.

New Pull Request

Labels Milestones