synth_tools

Back

... 8e97a73397 Dead Philosophers elseif (strpos($article['link'], 'cad-comic.com/cad/') !== FALSE) { From 3afa35e4b17ae9426036976f5252a8b43f759734 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change transistor footprint to inline_wide, fix DRC ground plane Binary files /dev/null and b/Panels/title_test_18.stl differ Binary files a/3D Printing/Panels/BLADE BARRIER.png | Bin 0 -> 317907 bytes Images/PXL_20210831_004139245.jpg | Bin 0 -> 11692 bytes .../HOLD PORTAL.png | Bin 0 -> 2441420 bytes Synth_Manuals/LABOR_MANUAL.pdf | Bin 0 -> 26933738 bytes SNARE_MANUAL.pdf | Bin 69096 -> 77965 bytes 3D Printing/Panels/MAGIC MISSILE VCF.png | Bin 0 -> 44015 bytes create mode 100755 VCO_MANUAL_v2.pdf 10k NTC Thermistor Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Hardware/PCB/precadsr/precadsr.sch Normal file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf Normal file Unescape # precadsr.sch.

New Pull Request

Labels Milestones