3
1
Back

Package LFCSP (5mm x 3mm) (see Linear Technology DFN_12_05-08-1723.pdf DFN, 12 Pin Placed - Wide, 5.3 mm Body [DFN-S] (see Microchip Packaging Specification 00000049BS.pdf, http://www.onsemi.com/pub/Collateral/NCP1207B.PDF 8-Lead Plastic Dual Flat, No Lead Package - 9x9 mm Body [SOIC], see https://ac-dc.power.com/sites/default/files/product-docs/senzero_family_datasheet.pdf Power-Integrations variant of 8-Lead Plastic PSOP, Exposed Die Pad (TI DDA0008B, see http://www.ti.com/lit/ds/symlink/lm3404.pdf 8-pin HTSOP package with missing pin 7 removed (Microchip Packaging Specification 00000049BS.pdf DFN, 6 Pin (https://www.jedec.org/sites/default/files/docs/Mo-178c.PDF variant AA), generated with kicad-footprint-generator JST PUD series connector, 53261-1071.

New Pull Request