3
1
Back

File Schematics/Baby8_Part4_Cascading.pdf Normal file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.drl Normal file View File Panels/futura medium bt.ttf From 303a55e23667987c98f6d6f4be567bff3180e8cb Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs.

New Pull Request