3
1
Back

-4.19817 7.78686 vertex 6.91658 0.991719 7.89187 facet normal -0.499985 0.866034 1.93707e-07 facet normal -0.0942884 -0.991507 0.0895734 facet normal 0.367742 -0.111553 0.923213 vertex 8.34742 3.33701 3.82299 facet normal 0.400391 -0.779907 0.481074 facet normal 1.29414e-06 0.995055 0.0993296 facet normal 4.328592e-001 7.575024e-001 4.886952e-001 vertex -2.005620e+000 -3.572258e+000 2.484855e+001 facet normal 0.115076 0.00068584 0.993356 facet normal -4.56308e-05 0.115797 0.993273 facet normal -0.618852 -0.265169 0.739397 facet normal -0.962633 0.191482 -0.191502 facet normal -0.989339 0.0974854 0.108192 facet normal 3.677739e-001 6.432666e-001 6.715285e-001 vertex 4.713098e-002 -5.946017e+000 2.486861e+001 facet normal -0.297059 0.243768 0.923219 facet normal 9.881418e-01 -2.744388e-03 -1.535194e-01 vertex -9.050485e+01 1.010009e+02 1.165510e+01 facet normal 0.734383 -0.392551 0.553702 vertex 9.20539 3.813 2.94279 vertex 5.8029 -8.06528 2.94279 vertex -9.74602 0 3.26879 facet normal 0.260575 0.962886 0.07036 facet normal 1.435983e-01 -2.874049e-03 -9.896319e-01 facet normal 0.084637 0.279012 0.95655 vertex -8.07502 0 5.88782 facet normal -0.904824 -0.425785 0 Latest commits for file Panels/title_test.scad Subject: [PATCH] gets comfier with gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those 972e45fb78 Go to file f6c7924538 Messing around with panel alignment before printing 9a2ab6dc7f initial notes for v1 front panel Added schmancy pcb for v1 front panel Added schmancy pcb for v2 front panel than.

New Pull Request