synth_tools

Back

Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Latest commits for file Panels/luther_triangle_vco_quentin_v4.scad Replaced accidentally dropped Fine tuning hole. Am totally not using git correctly // Achewood (alt tag) elseif (strpos($article['link'], 'www.timothywinchester.com/2') !== FALSE) { //No matches if ($img->getAttribute('title')) { $article['content'] = $doc->saveXML(); } // Dinosaur Comics (alt tags+blog), CAD, attempt at OOTS (but that one fails due to referer checks 943ef1409b Fix getting a bunch of wires backwards Fix getting a bunch of wires backwards .../Unseen Servant/Unseen Servant.kicad_pcb | 4 .../precadsr_aux_Gerbers/precadsr-NPTH.drl | 17 ...tenv_Panel_Slotted_Mounting_Hole.kicad_mod | 23 .../fastestenv_Pot_Hole.kicad_mod | 17 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 22 Hardware/PCB/precadsr/precadsr.sch | 412 Hardware/PCB/precadsr/precadsr.xml | 884 main MK_VCO/Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy 6789 lines Latest commits for file Fireball/Fireball.kicad_pro Latest commits for file Schematics/SynthMages.pretty/6.3mm_NPTH_MAXJLCPCB.kicad_mod Latest commits for file Panels/FireballSpellVertSmaller.png (min_thickness 0.25) (filled_areas_thickness no Binary files /dev/null and b/SR 1.pdf differ Binary files /dev/null and b/Panels/title_test_18.stl differ Binary files /dev/null and b/sr1_full.png differ aac0a4a5b4 Notes from debugging Clock POT is too small for a single 1.5 mm² wires, basic insulation, conductor diameter 0.5mm, outer diameter 3.5mm, size 11.2x7mm^2, drill diamater 1.1mm, pad diameter 2.5mm, see http://cdn-reichelt.de/documents/datenblatt/C151/RND_205-00001_DB_EN.pdf, script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_Philmore THT Terminal Block WAGO 804-102, 45Degree (cable under 45degree), 14 pins, pitch 2.54mm, size 20.8x6.2mm^2, drill diamater 1.3mm, pad diameter 2.5mm, see http://cdn-reichelt.de/documents/datenblatt/C151/RND_205-00078_DB_EN.pdf, script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_RND THT terminal block RND 205-00237 pitch 5.08mm length 7mm diameter 3.3mm Fastron MICC Inductor, Axial series, Axial, Horizontal, pin pitch=85mm, , length*diameter=80*26mm^2, Electrolytic Capacitor, , http://www.vishay.com/docs/42037/53d.pdf CP Axial series Axial Horizontal pin pitch 15.00mm length 16.5mm width 13.7mm Capacitor C, Rect series, Radial, pin pitch=5.00mm, , diameter=10.0mm, Neosid, SD12k, style2, http://www.neosid.de/produktblaetter/neosid_Festinduktivitaet_Sd12k.pdf Inductor Radial series Radial pin pitch 22.50mm length 26.5mm width 6mm Capacitor C, Rect series, Radial, pin.

New Pull Request

Labels Milestones