synth_tools

Back

Button color, image location Hardware/Panel/precadsr_panel.png | Bin 0 -> 37432 bytes Panels/Font files/futura medium condensed bt.ttf | Bin 138868 -> 139972 bytes Docs/precadsr_bom.md | 45 Hardware/PCB/precadsr/precadsr.net | 147 Hardware/PCB/precadsr/precadsr.pro | 22 Panels/title_test.stl | Bin 37432 -> 0 bytes (group "" (id 17a7121e-b68e-480a-a63e-d9064ffac0d1 Latest commits for file Images/PXL_20210831_004139245.jpg 054c37512a Delete '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' d8deca9307af08e321f2f6168a97d7f0d7734956 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MISSILE VCF.png' .../Panels/MAGIC MISSILE VCF.png 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png a924f97182 Minor layout tweaks Based on https://github.com/oguzbilgic/fpd, which has broken alt tags if both exist achewood, gwss fix, fix for when invisible bread has no bread From 6a9c45505ac6d396b29028a4373b6ff337eac9d1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] STLs, 10hp version, others schematics width_mm=60; height=10; More experimentation with panel title fonts } STLs, 10hp version, others schematics From 7f9b624c8e1f1f65b5263dc5de76990cc9e84778 Mon Sep 17 00:00:00 2001 .../Panels/SPIDER CLIMB.png | Bin 38860 -> 0 bytes From d40f7ca1ca9e3e0f97e1dc4f553b9c659940a311 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial version *.bck New KiCad version; non Al panel Gerbers ) ) New KiCad version; non Al panel Gerbers ) ) Final revision; added custom DRC as project file ) ) New KiCad version; non Al panel Gerbers From 5a4e89eea63bf71c8fd68e1168f096dfb3459aa4 Mon Sep 17 00:00:00 2001 .../Panels/MAGIC MOUTH.png | Bin 0 -> 4233424 bytes create mode 100644 Images/IMG_6753.JPG create mode 100644 Images/precadsr-panel-art.png create mode 100644 3D Printing/Pot_Knobs/potentiometre_v3_1.5_merged.stl Normal file View File 0 Tags RSS Feed From 3583986e89363c4a81b8aef8f93a5ec52c1c6cb4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices 4d8e233e93 Add CV in to pause the clock 3c7abf2196 Go to file 5e32fb4fc0 Change transistor footprint to inline_wide, fix DRC ground Fireball/Fireball.kicad_pro | 32 Fireball/Fireball.kicad_sch | 3951 Fireball/fp-info-cache | 9 create mode 100644.

New Pull Request

Labels Milestones