synth_tools

Back

Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9380; Reference = P5; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D9414; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9466; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file View File Panels/Font files/futura light bt.ttf | Bin 0 -> 37432 bytes Panels/futura medium bt.ttf | Bin 0 -> 11916 bytes .../MIRROR IMAGE.png | Bin 0 -> 75481 bytes Panels/luther_triangle_vco.scad | 274 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TerminalBlock_Degson_DG301_1x03_P5.00mm_Vertical.kicad_mod create mode 100644 Panels/FireballSpellVertSmaller.png create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_SilkS.gbr create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.sch create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuBottom.gbl create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pro create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W7.2mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100755 MK_VCO_RADIO_SHAEK_W_PARTS.diy create mode 100644 Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod From 5663c8bc865b744661cf82b1abfca64d73c0f2fa Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added input resistor for sync; placed everything on PCB with on-board components PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file tstamp 52a45927-621d-4774-9080-e26ba88e3d95) Final revision; added.

New Pull Request

Labels Milestones