3
1
Back

(condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == A.Type && A.Net == B.Net" (condition "A.Type == 'track' && B.Type == A.Type && A.Net == B.Net" (condition "A.Type == 'via'" condition "A.Type == 'pad' && B.Type == A.Type && A.Net == B.Net" condition "A.Type == 'via' && B.Type == 'track'" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= 77735c00cc3285131373f5cfc61b82eab5963d12 bacdac34d747275148c56e8293dc209c2e326fe4 Add more note files from the Work, excluding those.

New Pull Request