synth_tools

Back

Normal -5.038511e-001 8.637905e-001 0.000000e+000 vertex -5.624188e+000 -5.011618e-001 2.496000e+001 vertex 4.884630e+000 -2.925793e+000 1.747200e+001 facet normal -4.981350e-001 8.545974e-001 1.467136e-001 facet normal 0.995186 0.0973393 0.0113559 vertex -1.06598 -6.91995 10.3435 vertex -1.07374 -5.71699 21.335 facet normal 0.353624 -0.430898 0.830227 facet normal 1.437734e-14 -1.000000e+00 2.237444e-15 facet normal 0.0123052 -0.156322 0.98763 facet normal 4.847891e-001 -8.302351e-001 2.751166e-001 facet normal -0.916108 -0.277897 0.288995 facet normal 0.482255 0.870372 0.0994135 vertex 3.40623 -7.23862 20 vertex -2.76756 -5.88138 20 vertex -2.00861 6.18187 20 vertex -1.21798 -6.38487 20 vertex 7.74866 1.98952 20 vertex 6.46159 1.49783 20 vertex 5.25861 3.8206 19.9 facet normal -0.946356 0.3075 0.0992725 facet normal -0.0820584 0.0817537 -0.993269 facet normal -0.757697 -0.648802 -0.0703615 vertex -0.605695 -9.62726 3.53708 facet normal 0.0723002 -0.0677156 0.995082 facet normal -0.195083 -0.980787 -0 facet normal 0.284757 0.938724 0.194192 facet normal 0.223445 -0.736593 -0.63836 vertex -1.17054 5.88471 6.59 facet normal 0.0915932 0.0112271 0.995733 facet normal -9.482393e-01 -5.548876e-03 3.175082e-01 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF Fix for component clearance, panel thickness from printer realities Fix for when invisiblebread has no bread Fix for component clearance, panel thickness from printer realities Compare 4 commits » 33729ec97f More repo cleanup, adopt github .gitignore file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Updates from real TL0x4s d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't lose it 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/COLOR SPRAY.png' abc39a50d6 Delete '3D Printing/Panels/image.png' 935360b933 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png 3D Printing/AD&D 1e spell names in Filmoscope Quentin/MIRROR IMAGE.png differ Binary files /dev/null and b/Images/PXL_20210831_000922493.jpg differ Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' 811ef45c76 schematic start, and some example modules f80e4975fb checkpoint before trying to add hard sync to schematic, laid out PCB with exploratory 8hp layout Schematics/Enlarge/Enlarge.kicad_prl | 10 nF | Unpolarized capacitor | Tayda | A-1121 | | R15, R20, R22 | 2 | 4.7k | Resistor | | | | | | | R16, R18, R26 .

New Pull Request

Labels Milestones