synth_tools

Back

2.645580e-01 facet normal -0.538537 0.459965 0.705981 vertex 2.71867 1.22155 19.4867 vertex 1.9667 0 19.8418 facet normal 0.486758 -0.388527 0.782377 facet normal -0.0765948 0.956711 0.280779 facet normal -1.011997e-14 5.429241e-15 -1.000000e+00 d8eca8dc7e Go to file From c9e81f0cc630cea052574ce7c50b3e82145bb626 Mon Sep 17 00:00:00 2001 Subject: [PATCH] replaces FIREBALL mask/etch with silkscreen Add footprint items for panel holes; separate panel and pcb into different files 5082711a98 Add a front-panel PCB More tweaks after pro review "clearance": 0.2, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.3, "microvia_drill": 0.1, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.25, "via_diameter": 0.8, "via_drill": 0.4, More tweaks after pro review Apply jlcpcb's design rules, small fixes for those 7022ad9ddb couple more minor clearance tweaks 9e7b04561b Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large tracks the ratsnest and compactifies the power subsystem Checkpoint after fixes but before shrinking boards renamed repository from precadsrprecadsr to synth_mages/precadsr 2a5bb74bbd Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md b2f0340111348a8deafde0ffe244939fe4eeb6b7 add pic 325d28022a Update current state of project. Add correct footprints to fireball Merge pull request 'More schematics' (#3) from schematic into main afea9d5a2cf23e2a33a2927086270d4d602f5a2b Final revision; added custom DRC as project file afea9d5a2cf23e2a33a2927086270d4d602f5a2b 46614f2341 Go to file 5e32fb4fc0 Change transistor footprint to inline_wide, fix DRC ground plane Updates from real TL0x4s d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Pcbnew) Initial version *.dsn *.ses New KiCad version; non Al panel Gerbers .gitignore | 1 | TL074 | Quad operational amplifier, DIP-14 | | Tayda | A-4349 | | | | | | R15, R17, R19 | 3 pin Molex header | | | C7, C12, C13 | 1 Hardware/lib/aoKicad | 1 | 2_pin_Molex_header | KK254 Molex header Operational amplifier, DIP-8 From 1705ad98fb4243c88ad227e3cad9c42bb94c7269 Mon.

New Pull Request

Labels Milestones