synth_tools

Back

Normal -0.0729369 0.0676723 -0.995038 vertex 9.06526 -4.16628 0.0386766 facet normal -0.26053 0.962898 -0.0703667 vertex -6.01015 7.7867 1.4831 vertex -5.47263 6.86246 12.1408 facet normal 0.485049 0.124364 0.865599 vertex 5.2499 4.56563 7.05523 facet normal -0.392551 0.734383 0.553702 facet normal 0.0600054 0.14487 0.98763 vertex 4.60312 -0.147574 18.7299 facet normal 1.417670e-15 1.433165e-16 -1.000000e+00 facet normal 0.0975872 -0.989315 0.108317 facet normal 5.013436e-001 -8.643547e-001 3.931348e-002 facet normal -9.659187e-001 -4.300158e-003 2.588098e-001 facet normal 0.772967 -0.634334 -0.0119409 facet normal -0.098015 0.995185 3.57647e-06 facet normal -0.0376634 -0.382434 0.923215 facet normal 0 0.833884 0.55194 Latest commits for file Panels/dual_vca.scad T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Panels/title_test_36.stl Latest commits for file Schematics/Dual_VCA.diy Bring in diylc and openscad design Bring in diylc and openscad design Bring in diylc and openscad design Add Kick as separate sheet wants to merge 5 commits from pcb_finalization into main ... Put title box in PDF export Schematics/Fireball_VCO.pdf | Bin 0 -> 407684 bytes Panels/luther_triangle_vco_quentin_v2.scad | 18 .../precadsr-panel-art.kicad_mod | 958 .../precadsr-panel-holes.kicad_mod | 208 .../precadsr_panel_al/precadsr_panel_al.pro | 30 .../precadsr_panel_al/precadsr_panel_al.sch | 264 .../Panel/precadsr_panel_al/sym-lib-table | 4 .../PCB/precadsr_Gerbers/precadsr-F_Mask.gbr | 4 Fireball/Fireball_panel.kicad_dru | 102 Fireball/Fireball_panel.kicad_prl | 77 Synth Mages Power Word Stun / Blind.

New Pull Request

Labels Milestones