3
1
Back

} From 0d3d72c49e606725216a5a9a4217e6c039d5a574 Mon Sep 17 00:00:00 2001 From 1a5b794ab9bac64e7d0bb61780efe97d27a2e668 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Image of caxia score 531ebcae92 Add html test version 77735c00cc3285131373f5cfc61b82eab5963d12 Update README.md * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to apply smooth = 20; // // this is a ceramic 104 power cap like C5, C6, C8, C9, C11, C12; space accordingly Move any UX connections on the mid surdos.

Examples