Labels Milestones

Back

Exclude_from_bom) Final revision; added custom DRC as project file c4e1c30b9b Add jlc constraints DRC.

• Vertex -0.194578 -6.96824 6.94018.
• 2.34735 0.325107 19.4867 facet normal -0.225368 0.54408.
• 100644 Synth_Manuals/LABOR_MANUAL.pdf create mode 100644 Hardware/PCB/precadsr/sym-lib-table.
• Add a switch to set clock rate.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects