3
1
Back

Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 Not plated through holes: unplated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main Merge pull request 'More schematics' (#3) from schematic into main Merge pull request 'new_footprints' (#5) from new_footprints into main ... Finish schematic, add PDF | J6 | 1 | B10k | \*\*Potentiometer, 16 mm vertical board mount. Only.

New Pull Request