Labels Milestones
BackSchematics/SynthMages.pretty/SLIDE_POT_0547.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x03_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod delete mode 100644 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/SPIDER CLIMB.png and /dev/null differ PSU/Synth Mages Power Word Stun.kicad_pro | 477 Synth Mages Power Word Stun.kicad_pro From 720296ca7c6a75e44bd21e28d4f7a15a3feff490 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Examples/EG_MANUAL.pdf schematic start, and some example modules schematic start, and some example modules f80e4975fb checkpoint before getting really weird with WireIt dd8c61c34f A couple more minor clearance tweaks 99b8f1493d More layout.
- 6.896713e-03 9.330015e-01 facet normal.
- -0.361949 -0.422682 0.830862 vertex -5.54018 -4.83492 6.98312.