3
1
Back

Port in fixes from v1.1 Port in fixes from v1.1 007cc05932 Checkpoint after fixes but before shrinking boards Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups .gitignore | 1 | B10k | \*\*Potentiometer, 9 mm vertical board mount OR: | | | | Tayda | A-3588 | \** Use only four (4) potentiometers, either 9 mm or 16 mm vertical board mount | | | | Tayda | A-1605 | \* Fit SIP socket for\nsocketing capacitors C13 marked 1 nF\non first run PCB Precision ADSR with retriggering and looping modifications title("FIREBALL", size=12, font=font_for_title); title("VCO", size=12, font=font_for_title); title("VCO", size=12, font=font_for_title); 2c2abd8837 checkpoint before getting really weird with WireIt From 5ff3077e8252367b7eceb0b21b0803904b695d42 Mon Sep 17 00:00:00 2001 Subject: [PATCH 05/18] Added input resistor for sync; placed everything on PCB Checkpoint after tweaking footprints some more, starting over.

New Pull Request