3
1
Back

2.498291e-001 4.372010e-001 8.639680e-001 facet normal 0.989316 -0.0976054 0.108289 facet normal -0.881922 0.471396 -4.95171e-06 facet normal 0.0366054 0.152473 0.987629 facet normal 0.980917 -0.194426 -5.09822e-07 vertex -3.42138 0.0182064 6.59 facet normal -0.0727789 -0.0673895 -0.995069 vertex -8.0879 5.8736 0.0420134 facet normal -9.996062e-01 -2.806048e-02 -2.699214e-04 facet normal -0.528237 0.643675 0.553758 facet normal 8.332741e-17 -1.495187e-15 -1.000000e+00 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository https://gitlab.com/rsholmes/precadsr Submodules From 83b013c3637bfb179ad62b90a6c8b2f5fb547c8c Mon Sep 17 00:00:00 2001 Subject: [PATCH] submodules .gitmodules | 6 Panels/FIREBALL VCO.png | Bin 0 -> 106084 bytes Panels/luther_triangle_10hp.stl | Bin 10174 -> 0 bytes From d40f7ca1ca9e3e0f97e1dc4f553b9c659940a311 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More cleanup d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground Fireball/Fireball.kicad_pro | 8 "use_height_for_length_calcs": true From 01bb4964a63ffeda0774c500204d2687e8f4164c Mon Sep 17 00:00:00 2001 Images/capsocket.png | Bin 0 -> 445539 bytes Images/precadsr-panel-holes.png | Bin 0 -> 12724 bytes .../Panels/POLYMORPH.png | Bin 0 -> 168419 bytes Images/retrigger.png | Bin 0 -> 28788617 bytes KICKDRUM_MANUAL.pdf | Bin 16369 -> 0 bytes Binary files /dev/null and b/VCO_MANUAL_v2.pdf differ 500k Trimpot; tune to 1V out HALF Dot1 Dot2 Dot3 Dot4 Dot5 Dot6 Dot7 Dot8 Dot9 Dot10 Dot11 Dot12 Dot13 W1 L2 <-- CV In Latest commits for file Panels/luther_triangle_vco_quentin_v3.scad From 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Mon Sep 17 00:00:00 2001 Subject: [PATCH] formatting - 11 potentiometers 11 SPDT.

New Pull Request